This paper proposes a second-order input-referred intercept point (IIP2)-enhanced 25% duty-cycle local oscillator (LO) quadrature passive mixer configuration with developing a wideband radio frequency (RF) receiver front-end, suitable for 4G and 5G new radio (NR) sub-6 GHz applications. By combining mixer switches operated by several combinations of quadrature-phase RF and LO signals, the inherent second-order nonlinear characteristics produced by the asymmetric factors of the mixer are greatly improved without any additional calibration process. This second-order linearity improvement is theoretically analyzed in terms of the 25% duty-cycle mixing operations, and is compared to the linearity characteristic observed in the conventional mixer design. To validate the IIP2 performance improvement, a wideband RF receiver front-end with the proposed mixer design is fabricated in a 65-nm CMOS technology. The implemented receiver front-end incorporates a wideband low noise amplifier with a polyphase filter, the proposed quadrature passive mixers, wideband transimpedance amplifiers, and 25% duty-cycle LO circuitry. The performance is characterized mainly in the long-term evolution and 5G NR frequency bands, which range from 1800 MHz to 2700 MHz. The demonstrated design achieves approximately 16 dB higher mean values of the out-of-band (OB) IIP2s compared to a conventional design approach without calibration. The design also attains conversion gains greater than 43 dB, double-sideband noise figures less than 4.4 dB, OB IIP3s greater than −1.52 dBm, and OB input P1dB greater than −23.1 dBm, for all measured frequency bands even in the presence of transmitter blockers. The proposed configuration, excluding the LO circuitry, consumes a bias current of 17.4 mA with a nominal supply of 1.2 V. The active area of the proposed implemented design is 0.6 mm 2 .
I. INTRODUCTION
In the recent decades, numerous wireless communication technologies have been standardized and commercialized in various fields, and the corresponding mobile handset markets have expanded explosively. However, as modulated signals of those standards have been overcrowded within limited frequency spectrum, the handling issues of the interference and co-existence have become extremely crucial. Therefore, high linearity transceivers capable of operating over multi-
The associate editor coordinating the review of this manuscript and approving it for publication was Danping He . ple frequency bands are becoming necessary to efficiently manage several blockers and interferers which are given from various other standards. In particular, in the frequency division multiplexing (FDD) system of a long-term evolution (LTE) and 5G new radio (NR) standards [1] , [2] , strong blocker conditions produced by transmitter (TX) leakage degrade the signal-to-noise performance of a receiver (RX), substantially, owing to limited duplexer isolation. This has led to extensive research on multimode multiband (MMMB) cellular radio designs with sufficient blocker-tolerant capability [3] - [9] . In reality, the odd-and even-order intermodulation between TX blockers themselves, or between a TX blocker and another blocker from different standards can create undesired intermodulation products within a signal band, and finally deteriorate the sensitivity performance of the entire receiver chain. Therefore, various linearization techniques for realizing high-linearity MMMB receiver designs have been introduced to solve this issue. However, unlike the odd-order nonlinearity performance, which is directly related to the device nonlinear parameters and operations, the even-order (specifically second-order) nonlinearities of a differential configuration are rooted in the asymmetries of the designs, which are mainly caused by intrinsic semiconductor fabrication-process variations. This implies that each designed sample can have different second-order linearity properties. The most common and practical approach to improve the input-referred second-order intercept point (IIP2) performance is to employ calibration methods that cancel asymmetries using intentionally injected mismatch factors [10] - [17] . These calibrations are normally utilized to control resistive loads asymmetrically [10] , [11] , inject DC currents [12] , [13] , or adjust the gate bias voltages of the switching transistors [14] , [15] . However, the abovementioned calibration methods require relatively fine digital-toanalog (DAC) adjustment with high resolution and design complexity. Moreover, they increase the overall test time and the cost of the products. Reference [16] introduced a lowerbit DAC control employing the body voltages of the switches, and reference [17] presented 4-point calibration method to reduce the overall test time. However, extra effort was still necessary to optimize the IIP2 performance. In addition, for receivers that handled several frequency bands, multiple calibrations had to be performed separately for specific operating frequencies, owing to the frequency-dependent mismatched components. Several IIP2-improved mixer topologies without calibration processes were also introduced. Reference [18] cancelled a parasitic capacitance at the source of mixer switches using a resonating inductor, which critically affected the contribution of the second-order nonlinearity at the mixer output. Reference [19] added degeneration resistors in series with mixer switches to diminish the effect of intrinsic mismatches. However, their IIP2 improvements were limited to specific frequencies and necessitated addtional design trade-offs between the gain and linearity performance even though the increased mixer output impedance reduced the noise contribution of the transimpedance amplifier (TIA).
In this work, an IIP2-enhanced quadrature passive mixer is newly proposed to improve the balancing properties of the mixer switching operations further without additional calibration steps. The proposed quadrature mixer utilizes separate mixer switch stages operated by several combinations of quadrature phase (0 • , 90 • , 180 • , and 270 • ) radio frequency (RF) input and local oscillator (LO) signals. By connecting mixer outputs appropriately, the mismatch factors caused by different switches can be mutually compensated at the mixer outputs. Through this approach, the uncalibrated IIP2 performance can be improved inherently, over multiple frequency bands, with minimal impact on the gain and noise performance. In Section II, the second-order nonlinearities of the conventional and proposed quadrature passive mixers using 25% duty-cycle LOs are analyzed, and compared in terms of the IIP2 performance. Section III describes the designed wideband RF receiver front-end that adopts the proposed double-balanced quadrature passive mixers with a detailed discussion of other key building blocks. Experimental results are presented in Section IV. Finally, Section V concludes this paper.
II. IIP2-ENHANCED QUADRATURE PASSIVE MIXER
In an RF receiver front-end, a low noise amplifier (LNA) is normally ac-coupled to a subsequent mixer, which offers high-pass filtering, so that the second-order nonlinear components of the LNA are mostly suppressed by the capacitors. However, the mixer for frequency downconversion is still a truly major block that contributes substantially to the second-order nonlinearities at its outputs, owing to the nonlinearly modulated on-resistance of the switches involved in the mixing operation. According to [16] and [20] - [22] , the mixer mainly creates the second-order intermodulation (IM2) products during the overlap time when mixer switches conduct concurrently. During that period, various IM2 products are created by the unbalanced parasitic coupling between RF-to-LO or LO-to-RF ports, and asymmetric β (β = µ 0 C ox W /L) or threshold voltage (V TH ) of the mixer switches. Moreover, as the operating frequency increases, the amount of abovementioned mismatch effects becomes more pronounced because of their frequency-dependent characteristics. Recently, 25% duty-cycle LO driven mixers have been widely used owing to their 3-dB higher gain and better linearity performance [14] , [22] .
In this analysis, the IIP2 performance of a 25% duty-cycle mixer configuration with β mismatch of switches is evaluated. The V TH mismatch factor can be also modeled by using a series-connected offset voltage source (V OS ) at the gate of the mixer switch. Unlike a 50% duty-cycle LO-driven mixer, the 25% duty-cycle LO-driven mixer does not exhibit an overlap time between the differential outputs of one channel. However, in a direct conversion receiver, inphase (I) and quadrature-phase (Q) receiver chains are formed separately for quadrature downconversion to circumvent the self-corruption of signals. Therefore, the I and Q mixers for frequency downconversion are normally driven by LOs with 90 • phase difference. In this case, the overlap period exists between one of the mixer switches in the I channel and one of the mixer switches in the Q channel. Ideally, equal RF currents flow into each channel; however, random asymmetry factors can cause unbalanced switching operations. For simplicity, I and Q 25% duty-cycle single-balanced passive mixers are considered in this analysis, as shown in Fig. 1 . Quadrature-phase 25% duty-cycle LOs are toggled between V LO and zero to drive mixer switches of M 1−4 . Assuming that the LOs are changed linearly during the transition time (t tran ) and that t = 0 is set to the middle of the transition, LO 0 and LO 90 can be expressed as
where S is the slope of the LO during transition, which is defined as S = V LO /t tran . Based on (1) and (2), the on-off switching conditions of switches are mainly determined by their overdrive voltages (V GST = V GS -V TH ), where V GS is the gate-source. Let us assume that a β mismatch exists between M 1 and M 3 , and that an RF current i RF (t) is applied to the mixer input. i RF (t) includes two tones at ω 1 and ω 2 with the amplitude of I RF so that i RF (t) = I RF · cosω 1 t + I RF · cosω 2 t. Thus, the switching currents through M 1 and M 3 are given by
where g 1 and g 3 are the conductance of the M 1 and M 3 switches which are driven by LO 0 and LO 90 , respectively, and v 1−3 is the common-source voltage during the transition. δ denotes a time-invariant β mismatch factor. As depicted in Fig. 2 , when the overdrive voltage of the mixer switches is set to −V LO /2 < V GST < 0, an overlap period (t ov ) exists where both M 1 and M 3 are turned on. During the overlap period, the total switching RF current i RF = i 1 + i 3 creates v 1−3 at the mixer input as
During the overlap time, the differential output currents of the I-channels are determined by i 1 . Therefore, using (3) and (5), the differential output current (i o,diff ,I ) of the I-channel is given by
By expanding (7) using a Taylor series, the second-order term of i RF can be calculated as
From (8), it can be noted that i 2 RF contains an IM2 term, which is I 2 RF · cos(ω 1 − ω 2 )t. Therefore, the average IM2 product value can be obtained from the above periodic time-varying function as follows.
In (9), V LO − 2LO 0 can be simplified to 2S·t, based on (1), so that
When V GST +LO 90 = 0, M 3 starts turning on at zero-crossing time, which is defined as −t ov /2, such that V GST + V LO /2 becomes equal to S·(t ov /2). Therefore, the IM2 can be calculated as
For |δ| 1, the IM2 of the conventional mixer can be approximated as
When (12) is equal to the current conversion gain of the mixer, which is ( √ 2·I RF )/π, the IIP2 of the conventional 25% dutycycle single-balanced passive mixer can be derived as
On-off conditions of mixer switches driven by LOs for As can be seen in (13), the obtained IIP2 is a function of S and V GST . This implies that higher S or faster LO switching can improve the second-order linearity performance. Additionally, larger overdrive voltage of the switches provides better IIP2 for a given S or LO switching time.
A similar analysis can be applied to the proposed quadrature 25% duty-cycle passive mixer. As mentioned above, the proposed design involves additional switching operations that are performed by quadrature-phase RF and LO signals. Fig. 3 shows the half-circuit of the proposed double-balanced quadrature mixer, which also includes the I and Q paths. Switches of M 5 through M 8 are additionally included. The RF input currents of i RF,0 (t) and i RF,90 (t) similarly have the amplitude of I RF and the phase difference of 90 • (|i RF,0 (t)| = |i RF,90 (t)| = I RF and i RF,0 (t) − − i RF,90 (t) = 90). We can also define the independent time-invariant β mismatch factors of M 1 -M 3 and M 5 -M 7 as δ 1−3 and δ 5−7 , respectively. 
Therefore, the total IM2 product at the proposed quadrature mixer output can be obtained simply by the superposition of the IM2s contributed by each mismatch factor.
We can consider a current conversion gain of (2 √ 2)/π for the half circuit of the proposed design, which is half of the conversion gain of a fully double-balanced version. The conversion gain of the double-balanced quadrature mixer will be discussed in Section III. Therefore, using (14) , the calculated IIP2 of the proposed quadrature passive mixer can be expressed as
From (15), δ 1−3 and δ 5−7 have arbitrary values and polarities based on random variations with a Gaussian distribution for each sample. Hence, δ 1−3 and δ 5−7 can be mutually cancelled when they have different polarities. Similar to (13) , the IIP2 of the proposed quadrature mixer is also a function of S and V GST . Using (13) and (15), the amount of IIP2 enhancement can be expressed as
According to (16) , an identical or higher IIP2 performance compared to (13) can be eventually achieved from the proposed design with the same amount of mismatch variation distribution. This analysis can be easily extended to the double-balanced version of the quadrature mixer and its IIP2 performance can be identified. The properties derived above can be verified through circuit simulations. Fig. 4 shows the simulated IIP2s of both the conventional and proposed double-balanced passive mixers with different overdrive voltages between −V LO /2 and 0. When β mismatches of ±5 % and ±10 % are applied in this simulation, the IIP2s are improved as the overdrive voltage increase for VOLUME 8, 2020 Fig. 5 depicts the simulated IIP2s of the two mixer designs for comparison. As can be observed from Fig. 5 , the simulated IIP2 mean value of the proposed quadrature mixer is approximately 20 dB higher than that of the conventional design. Thus, it can be established that enhanced IIP2 characteristics are achieved using the proposed quadrature mixer design.
III. RF RECEIVER FRONT-END ADOPTING PROPOSED QUADRATURE MIXER
To verify the concept of the proposed design, a wideband receiver front-end that employs the double-balanced quadrature mixer was implemented for LTE and 5G NR frequency bands. Fig. 6 shows the block diagram of the designed RF receiver front-end, which is composed of a wideband LNA with a polyphase filter, the proposed I and Q doublebalanced quadrature passive mixers with 25% duty-cycle LO circuitry, and a common-gate (CG)-based TIA. In this design, only one LNA for a dedicated RF input is implemented for design verification. The proposed design concept can be readily extended to receivers with multiple LNAs, supporting advanced cellular technologies such as carrier aggregation (CA) and multiple-input and multiple-output (MIMO) [3]- [5] . We primarily focus on the frequency division duplexing (FDD) frequency range (FR) of 1800 MHz to 2700 MHz which covers LTE and 5G NR FR1 mid-high frequency bands [1] , [2] . The designed receiver chain is based on a direct conversion receiver wherein separate I and Q paths are built.
To realize the high linear current-mode mixing operation, low input impedance is offered from the TIA over the wide range of baseband (BB) frequencies.
A. TWO-STAGE LOW-NOISE AMPLIFIER WITH POLYPHASE FILTER
The designed single-ended LNA operates as a two-stage amplifier, which basically supports frequency bands from 1800 MHz to 2700 MHz, as depicted in Fig. 7 . The first stage of the LNA mainly presents a wideband matching and amplification within the bands, and the second stage provides single-to-differential conversion and gain control with sufficient reverse isolation. The wideband first stage is designed as an inverter-type CMOS transconductance stage with a feedback resistor, R F , and capacitor, C F , so that wideband input characteristics are obtained without using off-chip matching components. The input impedance (Z IN ,RF ) of the LNA is given by
for Z L,X Z F (18) where g m, 1N and g m,1P are the transconductance of M 1N and M 1P , respectively. Z L,X denotes the total impedance at node X, including the output impedance of M 1N and M 1P , and the input impedance of the second-stage (Z IN ,CAS ). Z F is the impedance of series R F and C F . As shown in (17), Z L,X should be maximized at the operating frequency so that Z IN ,RF becomes less sensitive to Z F . When Z L,X is sufficiently large, the output impedance (Z OUT ,X ) looking into the output of the first stage is given by (Z F + R S )/2. The second stage follows a common-source cascode amplifier configuration with adequately high Z IN ,CAS . The switchable cascode devices (M 3 ) are used to steer an RF current for gain control. The utilized transformer balun performs single-to-differential conversion and provides RF selectivity through inductor-capacitor (LC) tuning, which helps to enhance the out-of-band (OB) blocker-induced noise and linearity performance. The turns ratio of the transformer is selected through a design tradeoff between noise contributions of the subsequent mixer and TIA stages. The overall transconductance gain (A T ,LNA ) of the LNA is given by
where g m,2 denotes the transconductance of the secondstage input device, M 2 . When Z L,X Z F and (g m,1N + g m,1P ) = 1/R S , (19) can be further simplified to (20) . Based on (17)-(20), the noise figure (NF) of the two-stage LNA, only considering the thermal noise, is derived and is approximately expressed as
where γ is a parameter of the channel thermal noise [23] . For the matching condition with Z F R S , (21) can be re-written as According to (21) and (22), the noise performance of the designed LNA can be optimized when larger R F and g m,2 are utilized, with minimal impact on the matching condition.
In order to utilize the proposed quadrature mixer, the quadrature-phase generation of RF signals is necessary. In this design, a passive polyphase filter is implemented at the LNA output with RF transconductance (Gm)-stages as shown in Fig. 7 and 8(a) [24] , [25] . Similar to the LNA output, the outputs of the RF Gm-stages are ac-coupled to the subsequent quadrature passive mixers to reduce the IM2 contributions. Tunable resistor banks provide appropriate phase shifts for a given operating frequency using fixed capacitors (525 fF). Fig. 8(b) shows the equivalent RC circuit in the presence of loading (Z L ). Considering V 2 = V 1 or V 2 = −V 1 for differential LNA outputs, the gain of the polyphase filter can be obtained as
When Z L R, the gain becomes unity, but because of the effect of lower Z L at the operating frequency, the gain may be degraded. All resistors of the polyphase filter contribute thermal noise. However, as a higher LNA gain suppresses the noise contributions of the subsequent stages, the resistor values should be optimized in terms of gain and noise performance. VOLUME 8, 2020 Fig. 9 shows the double-balanced version of the proposed I and Q quadrature passive mixers and 25% duty-cycle LO circuitry. As we already discussed the half circuit of the proposed quadrature mixer in Section II, the double-balanced quadrature mixer configuration also improves its own secondorder linearity and IIP2 performance by combining several switching operations from the quadrature-phase RF and LO signals. The RF inputs from the previous polyphase filter are connected to the I and Q mixer switches driven by LO signals with 90 • phase difference as depicted in Fig. 9 . The switching operations of the mixer for frequency downconversion are fundamentally equivalent to multiplying the RF currents by a 25% duty-cycle square-wave signals, S(t), toggled between 0 and 1. Let us define LO 0 as the following periodic function:
B. DOUBLE-BALANCED QUADRATURE PASSIVE MIXER WITH 25% DUTY-CYCLE LO CIRCUITRY
where where ω LO is the LO frequency (ω LO = 2π/T LO ). Using (25)-(28) with quadrature-phase RF currents of amplitude I RF , the BB current (i BB,I (t)) of the I-channel can be obtained as
Thus, the current conversion gain of the I and Q doublebalanced quadrature mixer can be calculated as
where I BB,I is the amplitude of i BB,I (t). It should be noted that the conversion gain of the proposed quadrature mixer is two times (6 dB) higher than that of the conventional counterpart, which is (2 √ 2)/π. This also helps to reduce the noise contribution of the subsequent stages. To further optimize the IIP2 performance from the mixer, the voltage swings at the sources of the switches should be minimized. In reality, owing to the frequency-translated impedance property, the RF impedance (Z IN ,MIX ) looking into the mixer switches is a function of the switch on-resistance (R SW ,ON ), TIA input impedance at BB frequency (Z IN ,TIA ), and the conversion gain of the mixer, which is given by [6] , [22] ,
As also depicted in Fig. 9 , the quadrature-phase 25% duty-cycle LO signals are supplied using a current mode logic (CML)-based divide-by-two circuit, NAND-based 25% duty-cycle LO generator, and LO buffers with resistor feedback which intrinsically have wideband characteristics.
C. WIDEBAND TRANSIMPEDANCE AMPLIFIER
The topology of the wideband TIA necessitates sufficiently low Z IN ,TIA to ensure high linear current-mode switching operation from the mixer. Particularly, as described, because of the frequency-translated property of the Z IN ,TIA , the amplitudes of the TX blockers at the mixer input critically affect the second-order nonlinearity performance of the subsequent mixer stage. Therefore, the Z IN ,TIA should be sufficiently small over the wideband BB frequency range, which covers various duplexer spacing (f TX −RX = f RX − f TX ) up to 400 MHz of the LTE and 5G NR frequency bands. In this design, the CG TIA is utilized to offer consistently low Z IN ,TIA conditions in the wideband BB frequency band. The simplified schematic of the designed CG TIA is depicted in Fig. 10 . In reality, the operational amplifier (op-amp)based TIAs have been widely used owing to their low Z IN ,TIA with relatively small current consumption. A feedforward (FF) op-amp presents relatively inherent wideband characteristic, as an intrinsic zero from the FF path compensates the pole [26] , [27] . However, the input impedance of the TIA is still not maintained, as the BB frequency increases because of the limited gain-bandwidth product of the op-amp. Therefore, in the presence of the TX blocker at a specific frequency where Z IN ,TIA is high, the IM2 components of the mixer become substantially large, finally causing the desensitization of the signal-to-noise ratio (SNR) of the overall receiver chain. Fig. 11 shows the simulation results of the input impedance comparison between the op-amp and CG TIAs, and IIP2s with different input impedances for the CG TIA. In Fig. 10 12 ||R D (32) where g m, 12 , r o,12 , and Z IN , 12 are the transconductance, output impedance, and source impedance of M 1−2 , respectively, and Z L denotes the load impedance, which is defined as 
IV. EXPERIMENTAL RESULTS
The designed receiver front-end that adopted the proposed quadrature passive mixer was fabricated using a 65-nm CMOS technology and the die was assembled with a chip-on-board package. In addition, for the validation of the design, a receiver front-end with a conventional doublebalanced passive mixer was implemented in parallel, sharing the first-stage of the LNA and RF input. Fig. 12 shows a die microphotograph of the implemented designs, whose active area is 0.96 mm 2 (The active area only related to the receiver blocks with the proposed quadrature mixer is 0.6 mm 2 ). The IIP2 performance of both receiver front-end designs were demonstrated and compared. All measurements were performed at Band 3/n3, Band 2/n2, Band 1/n1, and Band 7/n7 for the LTE/5G NR FDD frequency bands with 20 MHz channel bandwidth, which is a rigorous condition for satisfactory TX-leakage-induced IIP2 performance. The resistor and capacitor banks of the polyphase filter and LNA LC balun were tuned appropriately at the operating frequency. The differential LO signals were supplied from the off-chip through a commercial balun, and no matching component was used. In fact, the designed quadrature passive mixer exhibits the wideband nature for IIP2 performance enhancement. Therefore, if the LNA is designed to cover a wider frequency range, the proposed quadrature passive mixer can be readily applied to different frequency ranges to improve the IIP2 performance.
To primarily evaluate the second-order linearity properties of the receiver front-ends, the OB IIP2 performance was measured for Band 2/n2 whose duplex spacing (f TX −RX ) was only 80 MHz. Two-tones of -25 dBm at TX frequency (f TX ) were applied with 1 MHz spacing so that IM2 products could be measured at an intermediate frequency (IF) of 1 MHz. The measured OB IIP2s of the conventional and quadrature mixers from 20 samples are shown in Fig. 13 . As can be observed, all obtained IIP2s of configurations with the proposed quadrature mixer were higher than or comparable to those with the conventional mixer design. The mean values of I/Q IIP2s for the proposed and conventional mixers were 63.4/63.0 dBm and 50.3/46.6 dBm, respectively, which shows 13∼16 dB IIP2 improvement from the proposed design. We also observed similar IIP2 improvements for Band 3/n3, Band 1/n1 and Band 7/n7. In Fig. 14 and 15 , the obtained conversion gains and double side-band (DSB) NFs of the receiver front-end using the proposed quadrature mixer are depicted without and with a TX blocker of -25 dBm at f TX , respectively, and are compared with the results of the receiver using the conventional mixer. The measured conversion gains were higher than 43 dB and the DSB NFs were less than 4.4 dB, even with TX blockers from both designs. As expected, Band 2/n2 showed the worst desensitization caused by the TX leakage because of the narrowest duplex spacing conditions (80 MHz).
The input-referred third-order intercept points (IIP3s) and input 1-dB compression points (P1dBs) of both receiver front-ends were also characterized in the presence of inband (IB) and OB blockers, as shown in Fig. 16, 17 and Table 1 . The IB IIP3 performance was measured with two tones at f 1 and f 2 (f 1 = f LO + CHBW/2 + 7.5 MHz and f 2 = f LO + CHBW + 14 MHz) and evaluated through the extrapolated (ep) line from the input power of −46 dBm. Fig. 16 shows the measured IB-IIP3s of the receivers with the conventional and proposed quadrature mixers for Band 2/n2, which are −10.3 dBm and -8.6 dBm, respectively. Although the proposed quadrature mixer stage provides mostly identical third-order nonlinearities with the conventional design, the overall IIP3 performance was degraded by 1-2 dB owing to the extra buffer stage before the mixer. However, it still satisfies the specification with minor impact on the signal-to-noise performance. The attained OB IIP3s with two tones of f 1 and f 2 (f 1 = f LO −f TX −RX and f 2 = f LO −2f TX −RX + 1 MHz) and OB input P1dB with a TX blocker tone of f 1 (f 1 = f LO − f TX −RX ) for the quadrature mixer design were higher than −2.1 dBm and −23.1 dBm, respectively, which are slightly worse compared to the results of the conventional mixer design. The measured and simulated IIP3 performance for different frequency bands are summarized in Table 1 . The IB and OB IIP3s were mainly limited by the two-stage LNA configuration. The measured performance and results metrics are summarized in Table 2 and compared with state-of-art receivers. As listed in Table 2 , the implemented wideband RF receiver front-end consistently achieved higher than +55 dBm OB IIP2 performance (mean value: > +63 dBm) in the wideband frequency range without any calibration step. This is distinct from the receivers employing extra IIP2 calibration ( [9] , [13] - [15] ) and is beneficial to practically realize a low-cost design by saving overall calibration time, specifically for supporting multi-band higher-order CA and MIMO operations. The implemented RF receiver front-end, excluding the 25% duty-cycle LO circuity consumed 17.4 mA from a nominal supply of 1.2 V.
V. CONCLUSION
In this paper, a fully integrated wideband RF receiver front-end that employed an IIP2-enhanced quadrature passive mixer was presented and verified through implemented designs, specifically for the LTE/5G NR FDD applications. Through additional mixer switching stages, which were realized by combinations of quadrature-phase RF and LO signals, the intrinsic asymmetry factors of the mixers could be compensated at the mixer output, and the mean values of IIP2 performance from several samples were eventually enhanced up to 16 dB without any calibration. This secondorder linearity improvement was analyzed theoretically with respect to the 25% duty-cycle LO mixing operations and compared to that of the conventional mixer design.
